


(54) Title of the invention : SENSING CIRCUIT

(51) International classification :G11C7/06,G11C7/12,G11C11/16  
 (31) Priority Document No :13/173795  
 (32) Priority Date :30/06/2011  
 (33) Name of priority country :U.S.A.  
 (86) International Application No :PCT/US2012/045173  
 Filing Date :01/07/2012  
 (87) International Publication No :WO 2013/003833  
 (61) Patent of Addition to Application Number :NA  
 Filing Date :NA  
 (62) Divisional to Application Number :NA  
 Filing Date :NA

(71)Name of Applicant :  
**1)QUALCOMM Incorporated**  
 Address of Applicant :Attn: International Ip Administration  
 5775 Morehouse Drive San Diego California 92121 U.S.A.  
 (72)Name of Inventor :  
**1)JUNG Seong Ook**  
**2)KIM Jisu**  
**3)RYU Kyungho**  
**4)KIM Jung Pill**  
**5)KANG Seung H.**

(57) Abstract :

A circuit includes a degeneration p channel metal oxide semiconductor (PMOS) transistor (102) a load PMOS transistor (104) and a clamp transistor (110) configured to clamp a voltage applied to a resistance based memory element (112) during a sensing operation. A gate of the load PMOS transistor is controlled by an output of a not AND (NAND) circuit (106).



No. of Pages : 33 No. of Claims : 33